

ATOMiK Demo Board Guide

For Investors and Technical Evaluators

What You’re Holding

This is a **Sipeed Tang Nano 9K** — a \$13.50 FPGA development board running the ATOMiK delta-state computing architecture. It contains a custom RISC-V processor (RV64I) with ATOMiK hardware instructions built directly into the silicon fabric, outputting to a 1280x720 HDMI display.

This is not a simulation. Every number on screen is computed live by the hardware in your hand.

Quick Start

- 1. **Connect HDMI** to any monitor or TV (standard HDMI cable)
- 2. **Connect USB-C** to any USB power source (charger, laptop, battery pack)
- 3. The board boots automatically and begins cycling through 7 dashboard screens

No keyboard, mouse, or software required. The demo runs in an infinite loop.

What You’re Seeing: Screen-by-Screen Guide

The board cycles through 7 screens automatically. Each screen displays for 6–15 seconds before advancing. Every screen renders live on the FPGA — the colored gradient borders along the edges are themselves generated by the ATOMiK delta-display pipeline (XOR-based pixel modification, not stored frames).

Screen 1: Splash (6 seconds)

A T O M i K v 3
Delta-State Architecture

92 Theorems • Provisionally Patented
916,000x Memory Traffic Reduction

RV64I CPU • Tang Nano 9K • \$13.50
1280x720 HDMI @ 60 Hz

What this tells you: The board is running a custom 64-bit RISC-V CPU designed from scratch with ATOMiK instructions wired into the processor’s execution pipeline. The 916,000x figure is the measured memory traffic reduction on a streaming workload compared to conventional store-and-forward architecture. The HDMI output itself is generated by the FPGA — there is no GPU, no frame buffer chip, no external display controller.

Screen 2: Boot Self-Test (8 seconds)

```
ATOMiK Custom Instructions ..... 9/9 PASS
Integration Tests ..... 10/10 PASS
Checkpoint/Rollback ..... PASS
Memory Operations ..... PASS
Heap Integrity ..... PASS


→ All 5 suites passed
```

What this tells you: On every boot, the hardware runs a live validation suite — not a recorded result. The 9 ATOMiK tests exercise every custom instruction (load, accumulate, read, swap) with known-answer verification. The integration tests validate higher-level operations: fingerprinting, tracked memory copy, change detection, checkpointing, and heap allocation. If any test fails, the display says FAIL. **These results are generated fresh every time the board powers on.**

Why it matters (VC lens): Technical risk is retired. The hardware validates its own correctness on every boot. This is the equivalent of a chip that

runs its own manufacturing test — except it runs it every time it turns on.

Screen 3: Performance (10 seconds)




What this tells you:

- **916,000x memory traffic reduction:** On a streaming workload, ATOMiK moves only the delta (the change), not the full state. Where a traditional architecture moves 916,000 units of data, ATOMiK moves 1.
- **76% faster change detection:** The bar chart is computed live. ATOMiK detects whether a 256-byte region has changed by comparing a single 64-bit fingerprint (one XOR accumulation pass) versus software that must compare every byte. The percentage varies slightly each boot because it's measured in real-time — this is not a canned number.
- **0 cycles jitter:** This is the most important security metric on the screen. It means every ATOMiK operation takes exactly the same number of cycles regardless of the data being processed. There is no data-dependent timing variation. This is what makes the architecture immune to timing side-channel attacks (Spectre, Meltdown class). The min and max cycle counts are identical.
- **Core operation cycles:** Load (set initial state), Accumulate (XOR a delta), and Read (reconstruct current state) are the three fundamental ATOMiK operations. These cycle counts include the full round-trip through the custom instruction pipeline — decode, execute, and writeback.

Why it matters (VC lens): The 916,000x number is the headline for any conversation about data center energy. If you reduce memory traffic by 916,000x, you proportionally reduce the energy spent moving that data. At data center scale, this translates to megawatts of savings.

Screen 4: Matrix Integrity Demo (15 seconds)




What this tells you:

- **The matrix is randomly generated each loop.** The 16x16 grid of density blocks (light to dark shading) represents a 2,048-byte random matrix generated by the FPGA's LFSR (linear feedback shift register). The pattern changes every time this screen appears because it's seeded from the hardware cycle counter.
- **Fingerprinting without storing:** ATOMiK fingerprints the entire matrix by streaming 256 random 64-bit values through the XOR accumulator — without ever storing the full matrix in memory. The fingerprint is a single 64-bit value that uniquely identifies the matrix contents.
- **Single-bit tamper detection:** The demo replays the same matrix with exactly one bit flipped in one element. ATOMiK detects this immediately because the fingerprint changes. The energy cost of detection is displayed in nanojoules — typically under 1 nJ.
- **100-iteration benchmark:** The bar chart compares ATOMiK fingerprinting vs. software byte-comparison over 100 iterations of the full matrix, with energy measured in microjoules.

Why it matters (VC lens): This demonstrates the core value proposition for data integrity applications. ATOMiK can verify that a large data structure hasn't been tampered with — using a single 64-bit fingerprint instead of storing and comparing the entire structure. In financial systems, this replaces expensive checkpoint/journal infrastructure. In edge devices, this enables integrity verification within a milliwatt power budget.

Screen 5: Energy Efficiency (12 seconds)



What this tells you:

- **0.085 nJ per cycle:** This is the energy cost of a single ATOMiK clock cycle, derived from Gowin synthesis power analysis (1.849 mW at 21.6 MHz). For context, a single DRAM access costs ~5 nJ — roughly 60x more energy than an ATOMiK operation.
- **1.8 mW for the ATOMiK core:** The entire delta-state accelerator consumes less than 2 milliwatts. The HDMI display pipeline actually uses 6x more power than the compute engine. This is because XOR has no carry chain — it's the simplest possible logic operation.
- **Live energy-per-operation measurements:** The board measures each operation's cycle count in real-time and converts to nanojoules using the known power figure. These numbers are not hardcoded.
- **Bar chart comparison:** ATOMiK change detection uses measurably less energy than software byte-comparison for the same workload, displayed as a proportional bar chart with microjoule labels.

Why it matters (VC lens): Energy is the dominant cost driver in data centers (20% of operating expense, rising to projected 50% with AI scaling). ATOMiK's sub-2mW power envelope makes it viable for edge deployment where batteries and thermal constraints dominate. The 916,000x memory traffic reduction translates directly to proportional energy savings on data movement — the 60-90% of system energy identified by DARPA/JASON.

Screen 6: Architecture Overview (10 seconds)

- Security by Architecture
 - No timing side channels (deterministic latency)
 - No cache coherency attacks
 - No speculative execution vulnerabilities
 - Dynamic reference states (moving target)
- Mathematical Foundation
 - Abelian group: commutative, associative
 - Self-inverse: any delta cancels itself
 - 92 theorems formally proven in Lean4
- Scalability
 - Lock-free parallel accumulation
 - Sub-linear LUT scaling (3.7x for 16x throughput)
 - 1,056 Mops/s validated (16 banks, hardware-proven)

What this tells you:

- **Security is architectural, not algorithmic.** ATOMiK doesn't use encryption or hashing to protect data — it uses the algebraic properties of XOR. Because every operation takes exactly the same number of cycles regardless of data content, there is no timing information to leak. Because there is no cache, there are no cache-based side channels. Because there is no speculative execution, there are no Spectre-class vulnerabilities. These are not mitigations — they are architectural impossibilities.
- **Mathematical foundation.** The Abelian group properties (commutativity, associativity, self-inverse, identity, closure) are not claims — they are machine-verified proofs. 92 theorems proven in Lean4 (the same proof assistant used for Fields Medal mathematics) with zero unproven assumptions (“sorry” statements).
- **Scaling.** The 1,056 Mops/s figure comes from 16 parallel XOR banks running at 66 MHz on this same \$13.50 FPGA family. The scaling is perfectly linear: 16 banks = 16x throughput. The LUT (logic cell) cost grows sub-linearly: 3.7x more logic for 16x more throughput.

Why it matters (VC lens): The security properties position ATOMiK for defense and financial verticals where timing-invariant computation is a regulatory requirement (DISA STIG controls). The mathematical proofs create a verification barrier that competitors cannot shortcut. The linear scaling means performance grows with silicon area — the same architecture works from a \$13.50 FPGA to a production ASIC.

Screen 7: Live Delta-State Algebra (10 seconds)

```
current_state = initial XOR accumulator

→ Load initial: 0x0000000000000000
→ Accum delta:  0x1111111111111111
  State =      0x1111111111111111
→ Accum delta:  0x2222222222222222
  State =      0x3333333333333333
→ Accum delta:  0x4444444444444444
  State =      0x7777777777777777

→ Self-inverse: 0x1111111111111111
  State =      0x6666666666666666 (delta cancelled!)

Order doesn't matter: XOR is commutative
Every delta is its own inverse: apply twice = identity
```

What this tells you: This screen animates the core algorithm step by step, with ~1 second pauses between operations. Each line appears sequentially as the hardware executes the actual ATOMiK custom instructions in real-time:

1. **Load** sets the initial state to zero
2. **Three deltas** are accumulated via XOR — you can verify the math: $0x0000 \text{ XOR } 0x1111 = 0x1111$, then $0x1111 \text{ XOR } 0x2222 = 0x3333$, then $0x3333 \text{ XOR } 0x4444 = 0x7777$
3. **Self-inverse demonstration:** Accumulating $0x1111$ again cancels the first delta. The state changes from $0x7777$ to $0x6666$ — exactly as if the first delta had never been applied. This is the “instant undo” property.

Why it matters (VC lens): This is the core intellectual property in motion. The self-inverse property means every operation is its own undo — no

checkpoint journals, no rollback logs, no undo infrastructure. In financial systems, trade reversal is a major operational cost. In database systems, transaction rollback requires write-ahead logs. ATOMiK eliminates both by making reversal a mathematical property of the operation itself.

Screen 8: Security Validation (15 seconds)

1. Timing Side-Channel Resistance

Testing 5 data patterns (load + accum + read)...

All-zeros: 192 cycles

All-ones: 192 cycles

Alternating: 192 cycles

Nibble: 192 cycles

Random hex: 192 cycles

→ Jitter: 0 cycles STATUS: PASS

2. Single-Bit Tamper Detection

Original fingerprint: 0x_____

After 1-bit flip: 0x_____

→ STATUS: PASS - Tamper detected immediately

3. Checkpoint Verification

Checkpoint: T=2500 P=101325 H=4500 A=150

Modified: T=9999 (single field tampered)

→ STATUS: PASS - Modification detected

4. DISA STIG Control Mapping

IA-5: Timing invariance prevents timing attacks

IA-7: Hardware fingerprinting (algebraic group)

SC-8: Tamper detection via fingerprint mismatch

SC-12: Dynamic reference states (moving target)

SC-13: 92 formally proven theorems (Lean4)

→ No Speculation | No Cache | Constant Time | Formally Proven

What this tells you:

- **Timing invariance (Section 1):** Five radically different data patterns — all zeros, all ones, alternating bits, nibble pattern, random hex — all produce the exact same cycle count. This is measured live. Zero jitter means zero timing information leakage. A conventional processor's execution time varies with data content (branch prediction, cache behavior, carry propagation), creating side channels that attacks like Spectre exploit. ATOMiK has none of these mechanisms.
- **Tamper detection (Section 2):** A 4-element data structure is fingerprinted, then one bit is flipped. The fingerprint changes immediately. This is a mathematical guarantee of the XOR group structure, not a probabilistic hash — any single-bit change produces a different fingerprint.
- **Checkpoint verification (Section 3):** A sensor state structure (temperature, pressure, humidity, altitude) is checkpointed, then one field is modified. ATOMiK detects the modification. This demonstrates the checkpoint/rollback use case without any logging infrastructure.
- **DISA STIG mapping (Section 4):** These are U.S. Department of Defense security controls that ATOMiK's architecture inherently satisfies. This positions the technology for defense and government verticals where compliance is a procurement requirement.

Why it matters (VC lens): Security is not a feature bolted onto ATOMiK — it is a consequence of the architecture. This opens defense, financial, and critical infrastructure verticals where timing-invariant computation and tamper detection are regulatory requirements, not optional features. The DISA STIG mapping is directly relevant to government procurement processes.

About the Board

Specification	Value
Board	Sipeed Tang Nano 9K
FPGA	Gowin GW1NR-LV9QN88PC6/I5
Retail price	~\$13.50
CPU	Custom RV64I @ 21.6 MHz (ATOMiK instructions in ISA)
Display	1280x720 @ 60 Hz HDMI (generated entirely by FPGA)
Power	~62 mW total system (ATOMiK core: 1.8 mW)

Specification	Value
Logic utilization	6,287 / 8,640 LUT (73%)
Boot	Persistent flash — boots on power, no host software

The 6 onboard LEDs flash in sequence during the boot process as a visual indicator that the processor is alive.

Key Numbers to Remember

Metric	Value	What It Means
916,000x	Memory traffic reduction	Sends only the change, not the full state
1,056 Mops/s	Peak throughput (16 banks)	1 billion operations/second on this chip family
0 cycles jitter	Timing invariance	Immune to timing side-channel attacks
92 proofs	Lean4 formal verification	Mathematical certainty, not just testing
1.8 mW	ATOMiK core power	Sub-milliwatt-class compute
\$13.50	Board cost	This is the entire system

Frequently Asked Questions

Q: Is this a pre-recorded demo? A: No. Every number is computed live by the hardware on each loop iteration. The random matrix changes each cycle. The benchmark timings are measured in real-time. If you power-cycle the board, the self-test runs again from scratch.

Q: Why does it say “Provisionally Patented”? A: A provisional patent application has been filed covering the delta-state XOR accumulation architecture, parallel bank design, binary merge tree, and schema-driven RTL generation. The provisional establishes priority date; a full utility patent filing is planned as part of post-funding IP prosecution.

Q: What does “92 theorems, 0 sorry” mean? A: The mathematical properties of ATOMiK’s delta-state algebra are formally verified using Lean4, a proof assistant used in cutting-edge mathematics. “0 sorry” means zero unproven assumptions — every theorem is fully proven from axioms. This is the highest standard of correctness in computer science.

Q: How does this scale beyond a \$13.50 FPGA? A: The architecture is vendor-agnostic Verilog. On a mid-range Xilinx or Lattice FPGA (50K+ LUT), we target N=64+ parallel banks at >4 Gops/s. On an ASIC, the power and performance characteristics improve by 10-100x due to custom routing and lower capacitance. A Xilinx Zynq-7020 port has already been validated in synthesis (287 LUT, 471 FF — under 1% utilization).

Q: What’s the business model? A: ARM-style IP licensing. We license the RTL (hardware design) to chip designers who integrate it into their SoCs, collecting per-design license fees and per-unit royalties. ARM operates this model at \$4B revenue and 97% gross margin.